This document presents an average macro model for the fly-buck converter. The model can be used for both large and small signal modeling. Parasitic and lossy components are included in the model, and it is partially based on a conventional average switch model for a buck stage. For isolated output, the analytic solution of the average current in a secondary winding is proposed. The presented model is implemented in SPICE, and simulation results are compared to switching model simulation and experimental data.
INTRODUCTION
The fly-buck converter has become popular because it has several advantages, such as good cross regulation, line transient response, and low EMI, (Fang and Meng, 2015; Karlsson and Persson, 2017; Gu and Kshirsagar, 2017; Choudhary, 2015; Nowakowski, 2012) . It has a simple design and provides multiple isolated outputs. A small-signal analytical model for an ideal fly-buck converter was presented in (Wang et al., 2017) , but the effects of component parasitics could not be predicted.
The proposed model can be used for both large and small signal analysis and can be simulated in time or frequency domains. The difficulty of developing such a model is that leakage inductance current has a pulsed shape and cannot be approximated with conventional small ripple approximation, (Erickson and Maksimovic, 2007) . To overcome this issue, the current is calculated during the instantaneous switching period, and small ripple approximation is used for the transformer's magnetizing inductance current and capacitor voltages. The model accounts for the losses and parasitics of semiconductors and magnetics and has been implemented as a SPICE subcircuit. The following assumptions were considered: the model covers two isolated outputs, and the dead-time effect is negligible. a https://orcid.org/0000-0003-4080-5631 b https://orcid.org/0000-0002-9438-3609
MODEL DERIVATION
The fly-buck converter's basic structure is shown in Fig. 1 . The MOSFETS Q 1 and Q 2 have on-state resistances R on1 and R on2 , respectively. The transformer T 1 has secondary side-related leakage inductance L s , magnetizing inductance L m , primary winding resistance R pri , secondary winding resistance R s , and turns ratio 1 : n. The diode D 1 is modeled with on-state resistance R D and forward bias voltage V D . Components listed above are internal parts of the proposed model. The input voltage v in (t), output voltages v out1 (t) and v out2 (t), and the corresponding load networks (R 1 /C 1 and R 2 /C 2 ) are connected externally to the model. The converter has switching frequency The main waveforms are shown in Fig. 2 . The switching period is divided into three parts, and the first interval d 1 is the time when leakage inductance L s resets. The switch Q 1 is on, and the Q 2 is off. The diode D 1 is forward-biased. The second interval d 2 is the time when the diode D 1 blocks, Q 1 is on, and Q 2 is off. The third interval d 3 is the time when Q 1 is off, Q 2 is on, and D 1 conducts. The duty cycle is determined as States of the converter at each time interval d 1 −d 3 are presented in Fig. 3 . Using the small ripple approximation average, voltage across the inductor can be obtained:
where x(t) T represents the average value of x over the switching period T . The currents i out2 (d 1 ) (t) and i out2 (d 3 ) (t) are artificially shown in Fig. 2 
The average values of these currents will be obtained later. By using the charge balance approach, the average currents for C 1 and C 2 can be found: 
The input voltage source's average current can be obtained as follows:
To build the final model, the average currents i out2 d1 (t) T and i out2 d3 (t) T must be obtained. It can be seen from Fig. 2 that current i out2 d3 (t) is an exponential process of magnetizing leakage inductance L s . Fig. 3c can be used to find an analytical solution for the i out2 d3 (t) T average current. The transient process during one switching period is considered. Variables i L (t), v out1 (t) and v out2 (t) can be replaced with constant sources for one switching period due to the small ripple approximation. The initial current in the L s inductor is zero, so a solution for the peak and average currents can be found:
where
A similar approach can be used to find i out2 d1 (t) T 's average current during the d 1 interval. Fig. 3a represents an equivalent circuit for this interval. Transient process of the leakage inductance reset is also considered in one particular switching period. The initial current in the L s inductor is max(i out2 ) T , found from (5), and then it resets to zero current. Thus, the solution is obtained as follows:
, the schematic of the fly-buck converter model can be constructed as shown in Fig. 4 . The i out2 d1 (t) T and i out2 d3 (t) T currents ( (6) and (7)) and realization of (3) are implemented by the Gd1 and Gd2 arbitrarily behavior current sources. The E3 source, along with L1, realizes (1). The G3 source is responsible for (4), while the G4 source implements (2). The ideal diodes D1 and D2 improve the convergence of the model by blocking negative voltages on the second output. The model has next pins to connect to external circuits: node 'Vin' -input voltage, node 'Vout1'first output (non-isolated), node 'Vout2' -second output (isolated) and node 'd' -duty cycle control input (0.0...1.0 range). The reference zero potential for the primary side is connected to the global '0' net, and the secondary side's ground potential is connected using a GND SEC pin.
The sub-model netlist can be found in Fig. 5 and (Zaikin, 2019) . 
RESULTS
The proposed model was simulated and compared to switching modeling, along with proto-type measurement. The parameters for simulation and testing were V D = 1.8 V, R D = 0.2 Ohm (C3D06060A two in series), R on1 = R on2 = 12 mOhm (IPB117N20NFD), F sw = 100 kHz, Ls = 7.5 uH, Rs = 0.07 Ohm, Lm = 3.8 uH, Rpri = 10 mOhm, and n = 5. The external circuit contained the input cable's 40 uH inductance, and capacitance at the input was 7.92 mF (25 mOhm ESR), R 1 =100 kOhm, C 1 =940 uF (35 mOhm ESR), R 2 =75 Ohm, C 2 =2.35 uF and the input voltage v in =50 V. The circuit for simulation and measurement is shown in Fig. 6 . The simulation results are presented in Fig. 7 and Fig. 8 . The setup for testing is shown in Fig. 9 . The measurement results are presented in Fig. 10 . 
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CONCLUSION
The proposed model can be simulated for large and small signal modeling in time or frequency domains. The model accounts for parasitics of semiconductors and magnetics so losses and precise behavior can be predicted. A listing of the SPICE model was presented and it can be used for the static and dynamic behavior analysis of the fly-buck converter.
